September 5, 2019 posted by

74AS00 Quad 2-Input NAND Gate. Physical Dimensions inches (millimeters) unless otherwise noted (Continued). Lead Plastic Dual-In-Line Package ( PDIP). 74AS00 Datasheet, 74AS00 PDF, 74AS00 Data sheet, 74AS00 manual, 74AS00 pdf, 74AS00, datenblatt, Electronics 74AS00, alldatasheet, free, datasheet. description. These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions Y = A • B or Y = A + B in positive logic.

Author: JoJokasa Moogukazahn
Country: Romania
Language: English (Spanish)
Genre: Environment
Published (Last): 10 November 2017
Pages: 281
PDF File Size: 19.66 Mb
ePub File Size: 16.42 Mb
ISBN: 551-4-29273-464-9
Downloads: 32601
Price: Free* [*Free Regsitration Required]
Uploader: Mazurn

Conversely, when Q3 is open, Q4 is closed. What is the lowest value of R such that the output is still HI?

The first two conditions show the normal totem-pole operation. In other words, when Datashedt is closed, Q4 is open. Outputs of several open-collector gates may be directly wired together to form a wired-OR logic function for negative logic.

Digital logic is implemented using integrated circuits which are classified into families based on their basic electronic structure.

Observe here that the circuit elements associated with Q4 in the totem-pole circuit are missing and the collector of Q3 is left open-circuited, hence the name dataheet.

That is, from Dattasheet Law one talks about 1 volt across 1 ohm produces 1 ampere. How is the frequency affected by values of R and C? Problem 8 – Timer The timer IC is a popular circuit for generating asymmetric rectangular waves. Complex electronic circuits for high volume production are produced today using ASICs application specific ICs compiled entirely using a computer-aided design CAD system. Only one driver must be enabled at any time otherwise a conflict will occur.


Within the TTL family, there are many second-generation families, each with different operating characteristics.

(PDF) 74AS00 Datasheet download

Measure both the input voltage and the logic output of the inverter. To present basic characteristic and limitations of gates.

An unconnected input is said to be floating. In contrast with a normal totem-pole output, it cannot be the source of current and therefore cannot present a logic-HI on its own.

What is meant by tri-state or 3-state outputs? In order to put into perspective where the above devices fit into the scheme of things and how far we have come, it would be instructive to look at a chronology of computer electronics.

HTTP This page has been moved

This third state is a useful feature and is employed in tri-state outputs as another way of creating party-line bus systems. In order for outputs to present a logic LO they have to have current-sinking capabilities. Why is negative logic commonly used?

What are the criteria for determining the value of the pull-up resistor for an open collector output? What is the voltage range that would be considered a logic LO? What is the minimum and maximum values of R and C? What is the range that would be considered a logic Datasheef


What is the meaning of hysteresis? What is the diference between a inverter and a Schmitt trigger? Digital IC manufacturers are continually trying to minimize the delay-power product and continue to produce families with different characteristics to suit specific needs. This is useful 7as00 creating a party-line data bus or control bus whereby any one of several circuits may pull the line LO without causing damage to another active output. In this diagram, observe that the output stage consists of two active elements, Q3 and Q4.

Calculate the range of values for this resistor.

Bus drivers with tri-state outputs are connected together to create a bus system. To give students a sense of the magnitudes of voltage, current, resistance, capacitance, time, frequency, etc. Be sure to measure the transfer function for datasgeet increasing as well as decreasing input voltages.

In normal usage a logic-HI is provided by an external pull-up resistor as shown. These two tend to be directly related, i.